Robust and Probabilistic Failure-Aware Placement
نویسندگان
چکیده
منابع مشابه
Robust and Probabilistic Power-aware Scheduling of Wireless Sensor Networks
In this paper, we investigate randomly deployed wireless sensor networks with decaying footprints, akin to those of RFor radar-based sensors, and relate the performance of a sensor to its available power. More importantly, to compensate for the effects of decrease in available power, we propose probabilistic scheduling controllers that maintain a desired probability of event detection for any p...
متن کاملSubstrate-aware placement and routing
This paper presents a system which uses the adaptive simulated annealing algorithm to optimize placement of modules (e.g. transistors or subcircuits) and (global) routing between these modules. This is achieved through user-specified performance constraints, precomputed sensitivities of the nodes in the circuit and modeling of substrate effects between modules connected to critical nodes. This ...
متن کاملSecurity-aware register placement to hinder malicious hardware updating and improve Trojan detectability
Nowadays, bulk of the designers prefer to outsource some parts of their design and fabrication process to the third-part companies due to the reliability problems, manufacturing cost and time-to-market limitations. In this situation, there are a lot of opportunities for malicious alterations by the off-shore companies. In this paper, we proposed a new placement algorithm that hinders the hardwa...
متن کاملTraffic and Failure Aware VM Placement for Multi-tenant IaaS Cloud
In an infrastructure as a service (IaaS) cloud, tenants want to receive reliable services and the cloud provider intends to reducing intra-network traffic in order to provide more services. Achieving the requirements of both sides is a challenging problem. Current tenant abstraction models cannot provide enough information for the cloud provider to optimize network traffic while satisfying reli...
متن کاملReliability-Aware Placement and Routing for FPGAs
Soft errors are intermittent malfunctions of hardware that are not reproducible. They may affect the data integrity and affect the system operation. These errors are growing reliability threat in VLSI system design. A soft error occurring in a memory cell or register is called a Single Event Upset (SEU). Designs mapped into Field Programmable Gate Arrays (FGPAs) are more vulnerable to soft erro...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM Transactions on Parallel Computing
سال: 2018
ISSN: 2329-4949,2329-4957
DOI: 10.1145/3210367